Introduction
Analog multipliers is the second most frequently used functional element for processing analog signals after the operational amplifiers. They are important building blocks in many signal processing circuits like correlators, convolvers, adaptive filters, modulation detection, frequency translation, etc. Analog multipliers are the part of quadrature modulators that are used in forming signals with modern types of digital modulation, such as MSK, BPSK, DQPSK or QAM [1] [2] [3] . Several techniques of implementing analog multipliers, using field-effect transistors (FET), have been reported. They are the variable transconductance technique [4] [5] [6] , the voltage-controlled transconductance technique, which employs FET transistors operating in the triode region [7] [8] [9] , techniques based on square-law characteristics of FET transistors operating in the saturation region, implementing either the quarter-square identity [10] [11] [12] or other algebraic identity [13, 14] . For electronic signals' level control, controlled signal is multiplied by a constant voltage with the usage of the multiplier. With the implementation of adaptive filters and noise compensators, it is important to provide high linearity of characteristics when working with small signals, which is provided using analog multipliers. The structure of almost all modern phase-meters includes an analog multiplier. In the multiplying result spectrum of the two sinusoidal signals with the same frequency there is a constant component, which is directly proportional to the cosine of the phase shift. Therefore, the perfection of the analog multipliers and improvement of their characteristics is an important and urgent task.
Formulation of the problem
Balance and ring frequency converters circuits which based on bipolar transistors do not eliminate nonlinearity products of third and higher orders, even using specially selected semiconductor elements [15, 16] . This explains the significant amplitude-phase conversion, high level of nonlinearity products, and as a result, small dynamic range of the various functional units implemented in serial analog multipliers based on bipolar transistors. This fact complicates the use of such analog multipliers in precise measuring tools and relevant functional units of electronic equipment. In this regard, there's an interest in the realization of analog multipliers based on simple structure FETs, which providing nonlinearity no higher than second order. The main goal of this work is analyzing and experimental research of the analog multiplier based on FETs.
The circuit of the multiplier
It is known, that a simple structure FETs provide an insignificant nonlinearity higher than the second order. Special FETs with normalized quadraticity of transfer current-voltage characteristic are produced. For such FETs the manufacturer guarantees the determined attenuation of the third and higher orders combinational components.
Consider Fig. 1 , which shows an equivalent circuit of the differential pair with asymmetric inputs based on FETs [15, 16] . R and 4 R are the loading for drains' circuits. According to [15] , by the quadratic approximation of transfer current-voltage characteristics of the simple structure FET, drain current is determined by the expression -voltage between gate and source that corresponds to classification value of drain current.
According to [15] , the drain currents of differential pair FETs, respectively for transistors
The operating principle of analog multipliers is based on the nonlinearity of FETs transfer current-voltage characteristics. In this case, the ideal form of characteristic is quadratic dependence [17, 18] . Consider the equivalent circuit of the analog multiplier based on FETs, which is shown in Fig. 2 . Output voltage of analog multiplier is determined by the expression (10)  
. Substituting (6)- (9) to (10), after transformations we obtain 
For the multiplier operation, drain current of transistors 2 V and 5 V at operating point should be twice larger than the source currents of transistors 1 V , 3 V , 4 V , and 6 V at the same voltage. In the analog multiplier based on FETs practical implementation it is possible to parallel turning on of two identical 1 V , 1 V , 4 V and 6 V transistors, as is done in [19] . Then we can assume, that in the scheme of 
The output signal components with the frequencies equal to the sum and difference of input signals frequencies is the main product of multiplication. Other componentsfourth-order nonlinearity product conditioned by nonlinear dependence of transistors drain currents from the input signal voltage.
From the expression (16) follows that the level of the output signal main product depends linearly from U . This is true at sufficiently low 2 m U signal level at which the FET's transfer current-voltage characteristics can be considered linear within the change in its level. While receiving the expression (16) we didn't consider the channel current cutoff, though in real terms this dependence is more complicated. The same is with the dependence of fourth-order nonlinearity products level from the input signals level.
The work [19] considers the analog multiplier based on 2П306A transistors with normalized transfer current-voltage characteristic quadraticity. The authors implemented and experimentally investigated analog multiplier on modern element base -transistors MFE120 of Digitron Semiconductors production [20] . To implement two copies of multiplier, twelve transistors are selected on a criterion of equality of threshold voltage and transfer current-voltage characteristic transconductance at the drain currents of 2.5 mA and 5 mA.
Let's present analog multiplier amplitude characteristic as the dependence of output signal spectral component level 0 U , which frequency is equal to the sum or difference of input signals frequencies, from input signals levels. Fig. 3 shows the obtained experimentally amplitude characteristics of the researched analog multiplier. V . The match of 1 mA current to the middle of transfer currentvoltage characteristic quadratic section is proved by the experimental researches. Obtained experimental dependencies of nonlinearity products levels of 3, 4, and 9 orders in the output signal from the input signals levels are shown in Fig. 4 .
Conclusions
On the basis of theoretical and experimental research of the analog multiplier based on FETs we can make the following conclusions:
1. The dynamic range of analog multiplier based on FETs input signals upper border is about 700 mV. With a higher level of input signals, the nonlinearity of the amplitude characteristics significantly increases.
2. Level of combinational components of 3, 4, and 9 orders in output signal of analog multiplier does not exceed -30 dB in the range of input signals up to 700 mV.
3. Analog multiplier based on FETs is advisable to perform as an integrated circuit. That improves its linearity, frequency and balance properties.
4. FETs have a higher quadraticity of transfer currentvoltage characteristic, than bipolar transistors. There is reason to believe that an analog multiplier based on FETs in integrated design will provide a much lower level of combinational components in the output signal, than a multiplier based on bipolar transistors.
